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Abstract
We demonstrate a tunnel field effect transistor based on a lateral heterostructure patterned from
an LaAlO3/SrTiO3 electron gas. Charge is injected by tunneling from the LaAlO3/SrTiO3 contacts
and the current through a narrow channel of insulating SrTiO3 is controlled via an electrostatic side
gate. Drain-source I/V-curves have been measured at low and elevated temperatures. The tran-
sistor shows strong electric-field and temperature-dependent behaviour with a steep sub-threshold
slope as small as 10 mV/decade and a transconductance as high as gm ≈ 22 µA/V. A fully consis-
tent transport model for the drain-source tunneling reproduces the measured steep sub-threshold
slope.
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I. INTRODUCTION
Since the discovery of the electron gas between the two complex oxide band insulators
LaAlO3 (LAO)and SrTiO3 (STO)[1] a number of devices have been realized, including both
classical field transistors [2, 3] and quantum transport devices such as the single electron
transistor [4]. Device concepts suggested for the two-dimensional electron gas (2DEG) in
LAO/STO heterostructures usually use the conducting interface in a similar fashion to how a
2DEG is used in a III-V or group-IV semiconductor heterostructure. Control of the transport
occurs by electric field control of the carrier concentration at the interface, as in a field effect
transistor [2, 3], or by gate control of the potential in a small LAO/STO island [4]. Less
explored is charge transport in the STO itself, when the material is doped, for example, with
vacancies or impurities [5–7]. However, transport through insulating STO over sub-micron
distances is also possible when a suitable band alignment is achieved by applying electric
fields.
The LAO/STO system can enable new device structures because LAO/STO islands can
be used as contacts for charge injection into the STO with reliable performance and low
threshold voltage. Based on such contacts we demonstrate a lateral heterostructure in which
a narrow STO channel between two LAO/STO contacts conducts at bias voltages well below
100 mV, and we also demonstrate that the current can be controlled by equally small gate-
source voltages applied between a side gate and the channel. The sub-threshold slope under
such conditions is very steep, indicating the importance of tunnelling currents. Therefore
we present a steep sub-threshold slope device that consists entirely of oxide materials and
is fabricated in a single-step, industry compatible etching process. We also demonstrate
current manipulation of a wide conducting channel by a single side gate with low gate
currents.
II. DEVICE DESCRIPTION
The device consists of an insulating STO channel which is laterally contacted by the
2DEG and a wedge-shaped side gate which is patterned into the 2DEG in the vicinity of the
channel [Fig. 1(a)]. The channel between source and drain has a length of L = 130−160nm
and a width of W = 4 µm. The spacing between the tip of the side gate and the channel is
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1 µm. For our measurements we use a standard lateral three terminal geometry [Fig. 1(a)]
consisting of two current leads (drain and source), biased by a DC-voltage source. Two
additional contacts can be used as voltage probes for four terminal measurements. The gate
only has a single contact. The 2DEG arises from the deposition of six unit cells (u.c.) of
crystalline LAO (c-LAO) onto the TiO2 terminated STO surface [1]. The nonconducting
areas are created either by removing the c-LAO via reactive ion etching (RIE) [Fig. 1(a)],
as demonstrated by Minhas et al.[8], or by locally preventing the growth of more than three
unit cells of c-LAO[9]. The latter can be achieved by using a patterned amorphous LAO
layer with [Fig. 1(c)] or without [Fig. 1(b)] a prior deposition of a 2 u.c. subthreshold c-
LAO Layer. The second process is similar to the method described by Schneider et al. [9].
The 2DEG is electronically contacted with Al wirebonds using ultrasonic bonding directly
through the top LAO layer. Figure 1(d) shows a scanning electron microscope picture of a
typical device fabricated using the RIE process.
III. RESULTS
Temperature-depended transport characteristics have been investigated in semiconduct-
ing, niobium-doped, or oxygen deficient STO[5–7, 10]. In slightly reduced STO single
crystals[7] and reduced STO thin films[10] freezeout of charge carriers was observed at
low temperatures. In competition with the decrease in carrier concentration due to freeze-
out, the carrier mobility increases as the temperature drops and peaks at an intermediate
temperature (50K for Ref. [7] and 100K for Ref. [10]). Liu et al. [10] suggest a metal in-
sulator transition occurs at this temperature, with carrier trapping in an oxygen vacancy
donor level at lower temperatures. However, they also found the carrier trapping to be
partially suppressed by an electric-field-induced detrapping. In our measurements we also
observe a temperature dependent series resistance. This resistance, however, does not play
a dominant role within the observed current regime for low temperatures and therefore
the metal-insulator transition and detrapping effects described above are not important for
interpreting our measurements.
We determine first the drain-source I/V characteristics at 4.2K of an RIE etched sample
with no gate connected. The results are shown in Fig. 2(a) and this structure will be referred
to as Str1 below. At low bias voltages the current is below the detection limit of the current
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amplifier of ≈100 fA. At a threshold bias voltage, VTH, the current starts to flow and we
observe more than seven orders of magnitude increase in current within a few tens of mV.
This increase shows no hysteresis and is similar for positive and negative polarity (except
for the current direction). The rise in current, however, is limited by an additional inherent
series resistance, which, in this experiment, is of the order of a few kΩ at 4.2 K leading
to a constant slope dI/dV at high currents. The qualitative behavior is the same for all
working structures and all processes used, although the values for VTH and the slope differ
from sample to sample and also slightly for each cool down of the same structure. VTH can
also be shifted irreversibly to higher values by the application of a high voltage, which also
results in a reduced dI/dV slope.
In Fig. 3(a) the I/V-curves in a temperature range of 1.2 K < T < 111 K from Str1 are
shown. The I/V-curves are linear in a semi logarithmic plot and their slopes decrease with
increasing temperature. When the curves are described by the simple expression I(V ) =
αexp(βV ) we find α increases and β decreases with rising temperature. This leads to crossing
points between the curves. For T ≥ 31 K these crossing points are below our measurement
limit since β decreases faster than lnα increases. The apparent shift in VTH is a consequence
of this behavior also because VTH is just the crossing point of the I/V-curve with our current
detection limit.
For a second structure (Str2) with a shorter channel (∼ 130 nm) on the same sample
[Fig. 3(b)] the behaviour is qualitatively similar but with some quantitative differences. In
parts (c) and (d) of Fig. 3 the I/V-curves are drawn as log(I) vs.
√
V , as is helpful when the
curves are dominated by Schottky or Poole-Frenkel emission[11–13] (see below). However,
it is observed that the overall resistance is smaller (which may appear as a smaller VTH)
and the intersections are at different current and voltage values within the measured range.
In addition, for higher temperatures the I/V-curves show an increasing slope at smaller
voltages within the semi-logarithmic plot. It is noteworthy that the linear extrapolations of
the curves of Fig. 3(d) yield results very similar to Fig. 3(c) and in some cases even parts of
the I/V-characteristics look almost geometrically identical [dashed squares in Figs. 3(a),(b)]
even at different temperatures. This suggests that both sets of curves reflect two different
parts of the same universal I/V characteristics. Nevertheless for both Str1 and Str2 a slight
asymmetry between positive and negative bias can be observed as the respective threshold
voltages ±VTH differ by up to ∆VTH = 25 mV.
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After connecting the side gate, I/V-curves are taken with a fixed gate-source voltage
VGS and variable drain-source voltages VDS [Fig. 4(a)], as well as with a fixed VDS and
a variable VGS [Fig. 4(b)], corresponding to transistor output and transfer characteristics,
respectively. In Fig. 4(a) the I/V-curves of Str1 taken at T = 1.2 K with fixed VGS ∈
{−50 mV, 0 mV, 50 mV} are shown. The application of VGS results simply in a shift of the
I/V-curves to higher (lower) absolute voltages for negative (positive) values of VGS. The
slope of the semi-logarithmic I/V-curves, d(ln I)/dVDS, remains unchanged.
A measurement with a VGS sweep for different VDS at T=1.2 K is shown in Fig. 4(b).
For currents I ≤ 10−8 A an exponential dependence on VGS is observed. For higher currents
the slope starts to decrease, although the exponential behavior is evident only at lower
temperatures. This fact, however, may also be attributed to the sharply reduced slope
of the curves at higher temperatures which makes the influence of a series resistance less
prominent. The insert in Fig. 4 (b) shows that the gate current is well below 200 fA during
the whole measurement. The gating effect is strongly reduced with increasing temperature
as shown in Fig. 5. Figure 6 shows the reproducible operation of the device as an on-off
switch. VGS is switched between -100 mV and 100 mV repeatedly, each time switching
IDS from ≈ 0.1 pA to ≈ 0.17 µA, and back. The transconductance of this measurement is
gm = ∆IDS/∆VGS ≈ 0.85 µA/V but can be as high as 22 µA/V for higher IDS.
In order to theoretically describe the observed behaviour one needs to consider the strong
field and temperature dependence. The reduction of d(ln I)/dV with temperature indicates
that the electric field effect scales with temperature. A higher current at low bias volt-
ages for higher temperatures suggests a thermally-activated energy expression of the form
exp(−Φ/kBT ). In Fig. 2(b) an equivalent circuit of the ungated structure is drawn. It
describes the two areas of the 2DEG as metallic contacts connected by the insulating STO
channel. This can be considered to be analogous to two back-to-back Schottky diodes with
the two depletion regions merging into a single central one. For current to flow the electrons
need to overcome the potential barrier at the 2DEG-STO lateral interface, which occurs via
different mechanisms that can be described as electrode limited processes[14], that together
determine an interface resistance as shown in Fig. 2(c),(d). Each process can be described
by a resistor, and the rate of different processes add, which corresponds to multiple interface
resistors added in parallel. Because the channel’s length exceeds 100 nm, transport through
the bulk of the STO, whether through the conduction band or via trap related processes,
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should be treated separately.
For transport through the interface, the emission of carriers from the 2DEG into the
STO’s conduction band dominates the transport properties. For low temperatures and
high electric fields a triangular shaped barrier is formed and charge carriers can tunnel di-
rectly into the insulator’s conduction band as shown in Fig. 2(d, process 3) through Fowler-
Nordheim (FN) tunneling[15–17]. For higher temperatures and lower electric fields thermally
activated carriers tunnel through the thinner effective potential barrier at higher carrier en-
ergies [Fig. 2(d, process 2)]. At even higher temperatures, thermionic, or Schottky, emission
over the barrier takes place. The electric field added by the image force potential lowering
(Fig. 2 d, process 1) leads to thermionic emission[16, 17]. The regimes of high and low
temperature behavior always depend on the barrier height and geometry. Murphy et al.
and Hill[16, 17] also derive a temperature-dependent FN equation. In a so-called FN plot
[ln(I/V2) versus 1/V] our I/V -curve [Fig. 2(a)] is linear, a fact which is often claimed as
evidence for FN tunneling. However, the FN equation shows only an increase in current
density with increasing temperature, and the slope (in an FN plot) does not exhibit the
explicit temperature dependence observed in our measurements. A change in slope would
occur for a change in barrier height. This, however, would not result in the crossing of the
I/V -curves that we observe. Also it should be noted that the strong dependence of the static
dielectric constant ǫr(T,E) on electric field[18–20] is not relevant for the tunneling process
because the transit time through the thin barrier is too short for the lattice to respond (as
pointed out by Scott[21]).
Thermionic emission with barrier lowering by the Schottky effect includes both a strong
temperature and field dependence and may be described by
JS =
4πmek2B
h3
T 2 × exp
[
−Φeff − βS
√E
kBT
]
(1)
with βS = (e
3/4πǫ0ǫr)
1/2, m the effective electron mass, e the electron charge, kB the Boltz-
mann constant, T the absolute temperature, h as Planck’s constant, E the magnitude of the
electric field, ǫr the relative dielectric constant, and ǫ0 the permittivity of vacuum. Equa-
tion (1) leads to higher currents for higher temperatures at any given electric field. It also
predicts intersection points between I/V -curves which move to higher current and electric
field with increasing temperature. This, however, does not match our observations for all
temperatures as in some cases the crossing points also move to lower current and electric
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field with increasing temperature as shown in Fig. 3.
However, when fitting these I/V -curves with Eq. (1) one is able to calculate an effective
barrier height Φeff for each point (I,V/E). By doing so an additional decreasing linear
dependence of Φeff with respect to applied voltage emerges which leads to Φeff = Φ0+aVDS.
This form of Φeff in Eq. (1) accurately fits both Str1 and Str2, as shown in Fig. 3. The fitting
parameter values are asymmetric with respect to the sign of the voltage as discussed below.
Since for usual Schottky Emission no crossing between I/V -curves can occur with a fixed
potential barrier Φeff , the curve fits result in an increasing Φ0 for increasing temperature.
That leads, in combination with the decreasing slope of the semi-log curve as temperature
increases, to the creation of crossing points. Those points can be identified by the model
via the formula
2 · ln
(
T1
T2
)
=
a1V + Φ0,1 − βS
√E
kBT1
− a2V + Φ0,2 − βS
√E
kBT2
(2)
using the condition J1(T1) = J2(T2) and solving for V by taking E = V/L. As a result,
I/V -curves taken at different temperatures can show crossing points.
In our picture of two back-to-back Schottky diodes one contact is always biased in reverse
and the other in forward direction. Due to its higher resistance only the reverse biased
contact needs to be considered. Within that picture small differences in the barrier height
at the two different sides lead to an asymmetry of the I/V-curves that must vanish at
higher temperatures because of the decreasing Φ/(kBT ). The height of such a barrier may
be lowered locally when O2+ vacancies are present at the interface[22]. In consequence,
a different respective spatial distribution of vacancies at the two interfaces results in an
asymmetry with respect to the sign of the bias voltage. This distribution of vacancies may
be altered by the application of a high bias voltage leading to irreversible changes of the
I/V-curves (see Supplemental Material for shifted I/V -curves after high bias voltage). The
irreversibility results from the fact that vacancies pushed into the 2DEG cannot travel back.
These vacancies are exposed to a much smaller electric field within the 2DEG than in STO.
Therefore, we only observe an increase in VTH and never a decrease, because the vacancy
concentration inside the channel can only decrease. In addition to the O2+ vacancies, surface
and interface states are expected to exist. Due to possible variations in the densities of the
interface states, the work functions are expected to be different at the two separate junctions
[23].
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In addition to current flow via the conduction band, Lee et al. [7] suggested the existence
of an impurity band in slightly oxygen reduced STO with strong temperature dependent
properties, due to the combination of low doping and the large temperature dependent
static dielectric constant[18–20]. Increasing the electric field and temperature reduces the
static dielectric constant and thus increases the potential between the vacancies. Carriers
trapped at the vacancies can surpass this potential more easily at elevated temperatures.
This behaviour would also indicate that the potential barrier into such an impurity band
should be highly dependent on temperature and increase with increasing temperature.
By the application of VGS, the bands within the STO are shifted up or down depending
on VGS’s sign. This shift is expressed in a rise or reduction in Φ0 through Φ0 ± αGS × VGS
which results in an exponential change in current when sweeping VGS. Since ±αGS × VGS
is also divided by kBT a strong decrease in the gating effect is observed with increasing
temperature.
As Fig. 3 shows the model fits the measurements almost perfectly; the lines indicate
the fitted curves and the symbols represent the measurements. The crossing points are now
linked to a change in effective barrier height Φ0 and the parameter a. The parameters given
by the fitting procedure are shown in Table I. For the calculation of ID an effective mass of
3me, a high frequency dielectric constant of ǫr = 5[19] and an emitter area of A = 5nm×4µm
have been used. For reduced STO thin films Liu et al. [10] determined an activation energy
of the oxygen vacancies of 25 meV between 200 and 300 K. In the case of unannealed c-
LAO/STO samples, Ref. [24] showed an oxygen vacancy activation energy of 4.2 meV below
100 K. Both are determined by Hall measurements. This gives an additional hint that the
injection mechanism is electrode limited and not bulk limited due, e.g., to Poole-Frenkel
emission via oxygen vacancies. The increase in Φ0 is noticeable from the data, because at
low fields one would always expect an increase in current, if the potential barrier is the same
for all temperatures. Due to the different voltage regimes for the I/V curves for the different
structures in Fig. 3, the fitting parameters have necessarily different values. However, when
looking at the qualitative dependence from Φ0(T)/a(T) over temperature a very similar
behavior for both structures can be observed. That mathematically supports our earlier
statement that both structures showed similar features in their I/V curves (indicated by
the shaded areas in Fig. 3) but at different voltages. Also, the irreversible modification of
the I/V characteristics can now be linked to motion of oxygen vacancies as observed in a
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TABLE I. Parameters used for the plotting in Fig. 3.
Str1 T (K) Φ0 (meV) a (e)
+V/-V 1.2 28.19/30.12 -0.041/0.067
+V/-V 5.1 42.58/44.72 -0.097/0.135
+V/-V 10.6 55.6/59.4 -0.132/0.192
+V/-V 31.7 102.3/103 -0.222/0.259
+V/-V 63 195/199.5 -0.275/0.301
+V/-V 111 382.3/327.6 -0.429/0.297
Str2 T (K) Φ0 (meV) a (e)
+V/-V 1.2 15.1/15.7 -0.082/0.056
+V/-V 5.1 21.4/21.4 -0.202/0.145
+V/-V 10.6 25.2/25.2 -0.265/0.207
+V/-V 31.7 42.2/42 -0.322/0.296
+V/-V 63 101.6/102.1 -0.374/0.373
+V/-V 111 209.4/211.4 -0.403/0.414
recent study [25].
Cen et al. [26] showed results for smaller three-terminal structures with gating; the three
terminals were conducting lines induced in an insulating LAO/STO bilayer using a conduct-
ing AFM, and the spacings between source, drain and gate are up to one order of magnitude
smaller than our channel. At high temperatures they observed an increase in conductance
caused by thermal activation, and they suggested quantum field emission as a dominant
transport mechanism at low temperatures, supported by the signature of STO phase tran-
sitions related to changes in ǫr. We suggest that the process in Ref. [26] is not suitable for
huge throughput and long device stability, in contrast to the RIE etching process used in
our case. Due to smaller dimensions and higher applied voltages the electric field in their
experiment is much higher than described here leading to a different transport mechanism
with a different temperature dependence. The larger dimensions of our device simply ex-
clude any direct tunneling process between the contacts. The difference in functionality is
also visible due the fact that we observe no influence of the structural phase transitions as
described in Ref. [26].
IV. CONCLUSION
We have shown that it is possible to create a new type of field effect transistor based
on transport through more than 100 nm of STO in an LAO/STO heterostructure. The
transport is dominated by the Schottky barriers between the electron gas on both sides of
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the gap and the STO inside the gap resulting in strong temperature dependent and non-
linear I/V characteristics. Because of the large dielectric constant of the STO the barrier
height can be controlled by a side VGS resulting in full transistor functionality. The device
is fabricated using state of the art lithography and dry etching processes. Results based
on two different patterning processes (see Supplemental Material at [...] for transport char-
acteristics in amorphous-LAO/c-LAO structure) exclude transport through defects induced
by dry etching. Our results show that due to the special properties of STO nanostructures
in LAO/STO, there may still be an unrecognised potential for applications beyond classi-
cal device concepts. Even though the fabricated transistor shows little effect at elevated
temperatures, the design concept demonstrates a natural way to include high-k dielectric
materials into a transistor by using them for the gate and the channel as well, which is
an advantage over commonly used silicon technology. Steep drain-source I/V-curves enable
gating with very low voltages and lead to a very low power switching. On the other hand,
the experiments show the limitations of nanopatterning of LAO/STO devices. No matter
whether the gap is fabricated by etching or by the method by Schneider et al. [9], a gap of
less than 200 nm width between two regions of LAO/STO becomes conducting at relatively
low bias voltages seriously limiting the density of integrated nanodevices. For integration
purposes, it may be necessary to add additional ’dummy’ gates between different devices in
order to efficiently insulate them from each other.
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Appendices
A. SAMPLE PREPARATION
The devices were fabricated from large area LAO/STO heterostructures. These het-
erostructures were fabricated by pulsed laser deposition (PLD) of 6 u.c. LAO on (001)
oriented STO substrates. The substrates were prepared as described in previous studies
[27, 28]. For the deposition (fluency of 2 J/cm2 at f = 2 Hz) a O2 pressure of 0.001 mbar at
a temperature of T = 850◦C was used.
The layers were patterned by electron beam lithography and dry etching. PMMA was
used as an electron beam resist and subsequent etch mask.The exposure was done at an
acceleration voltage of 30 kV using a RAITH pioneer exposure tool. After development the
LAO was patterned by dry etching down to the STO substrate using the etching process
described in [8]. The a-LAO layer was patterned by a standard PMMA lift off process.
For the process described in Fig. 1 the a-LAO layer was annealed for 1 h at 650◦C in O2
atmosphere in order to make the interface insulating [24]. No contact metallization is used
but the electron gas is contacted electrically by direct ultrasonic bonding through the LAO.
B. MEASUREMENT
The samples were characterized in a 4He bath cryostat with a variable temperature insert
which allows measurements down to 1.2 K. Voltages were applied using high precision home
built 20 bit digital to analog converters. The source current was measured either by a
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multiple range current amplifier with a noise floor of approximately 200 fA or a home build
current amplifier with fixed gain. The gate current was measured via the voltage drop over
a 10 MΩ series resistor. All voltages were measured using high precision high impedance
difference amplifiers connected to an Agilent 34420A nanovoltmeter.
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FIG. 1. (a) Sketch of the sample after the structuring process. Two current pads bonded for four-
probe measurements are separated electrically by a gap by removing the LAO in that region. This
creates a lateral heterostructure composed of the 2DEG underneath the LAO connected laterally
by the STO channel. A gate-source voltage can be applied by a side gate. The 2DEG is directly
contacted by aluminium wire bonds. Alternative patterning processes use amorphous LAO (a-
LAO) to avoid the formation of the 2DEG. The a-LAO is patterned by a lift off process directly on
the substrate (b) or on crystalline LAO with a sub threshold thickness of two u.c. (c) as described
by [9]. (d) shows an SEM picture of an etched structure.
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FIG. 2. (a) Typical I/V-curve with a current increase of more than seven orders of magnitude
measured with different current amplifier gains at 4.2 K. This sample was patterned with the RIE
process and has a nominal width of 4 µm and channel length of 160 nm. (b) Equivalent circuit
shows the measurement geometry with the resistances of the 2DEG, the interface, and the channel
in series. The parallel resistors at the interface represent different current injection mechanisms
1,2, and 3 shown in (d). (c) and (d) are schematic band diagrams without and with applied bias.
The in-gap states represent trap sites within the STO.
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FIG. 3. (a)Temperature-dependent I/V characteristics for a device with a nominal channel length of
L ≈ 160 nm. The symbols represent the measured data and the solid lines represent the calculated
curves. The shown measurements are in a temperature range of 1.2 K < T < 111.4 K. (b) I/V-
curves for a structure on the same sample with a width L ≈ 130 nm and otherwise same dimensions.
All measurements were taken at the same run for each temperature. The inserted dashed squares
cover similarly sized current and voltage ranges for each structure. In (c) and (d) the current is
displayed as a function of
√
VDS
.
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FIG. 4. (a) Drain-source voltage sweeps for VGS of 0,+50 mV, and −50 mV at 1.2 K. (b) VGS
sweeps for drain-source voltages in the range of 180 − 205 mV. The inset shows the gate current
for VGS in the range of ±50 mV.
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FIG. 5. Temperature dependent VGS sweeps for several VDS taken for the same structure as shown
in Fig. 4.
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FIG. 6. Demonstration of an on-off switch at 1.2 K for an applied drain-source voltage of +57 mV
and VGS = ±100 mV. The off current is at the detection limit and the on-off ratio is at least 106.
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I. SUPPLEMENTAL INFORMATION
A. Prestructured substrate
In Fig. 1 gated I/V-curves, taken at 1.2 K, are shown similar to the measurements
displayed in Fig. 3 (Manuscript), 4 (Manuscript). The sample used here (Str3) are processed
via prestructureing the substrate with an amorphous LAO layer with subsequent annealing.
The I/V-curve Fig. 1 (a) shows an additional shoulder resulting also in an reduced slope
within the gate-source sweeps taken near that position shown in Fig. 1 (b). Also the
backsweep is shown in both figures which shows no hysteresis.
1
VDS [mV]
VGS [mV]
VDS=54 mV
FIG. 1. In (a) drain-source voltage sweeps at different gate-source voltages at 1.2 K. (b) displays
gate-source sweeps for fixed VSD at 1.2 K.
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B. Threshold shifting
As mentioned above the I/V-curves can be shifted by the application of high voltages.
That shift can be induced by VGS and VDS an lead to reproducible results afterwards as
shown in Fig. 2. By an application of a high voltage we observed always an increase in
resistance (higher VTH) independent of the voltage sign. Also should be noted, that VTH is
changed on both sides. The exponential slope dI/dVGS reduces strongly with the shift as
seen in Fig. 2 (a).
3
VGS [mV]
VDS [mV]
FIG. 2. Measurements taken at 1.2 K. In (a) gate-source sweeps are shown before and after the
application of an hight drain-source voltage of 0.93 V (Str1). In (b) drain-source sweeps are drawn
taken after the application of different gate-source voltages (Str3).
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